BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Events - ECPv6.17.0//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Events
X-ORIGINAL-URL:https://live-events-ucsc.pantheonsite.io
X-WR-CALDESC:Events for Events
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260527T120000
DTEND;TZID=America/Los_Angeles:20260527T130000
DTSTAMP:20251001T224502Z
CREATED:20250923T070000Z
LAST-MODIFIED:20251001T224502Z
UID:10000284-1779883200-1779886800@live-events-ucsc.pantheonsite.io
SUMMARY:Engineering Teaching Community (Faculty)
DESCRIPTION:During the chaos of a quarter\, is it hard to find time to reflect and improve as an instructor? Would you like to be a part of an inclusive\, supportive group of engineering instructors who do this in community? ETC is for sharing teaching experiences\, classroom ideas\, research on learning\, and methods that support instructors and students. All are welcome\, and lunch is provided. Please reach out to Jenny Quynn with questions.
URL:https://live-events-ucsc.pantheonsite.io/event/engineering-teaching-community-faculty/2026-05-27/
LOCATION:Jack Baskin Engineering\, Baskin Engineering 1156 High Street\, Santa Cruz\, CA\, 95064
CATEGORIES:Meetings & Conferences,Training
ATTACH;FMTTYPE=image/jpeg:https://live-events-ucsc.pantheonsite.io/wp-content/uploads/2025/09/b19cd317e2122064e85e5d3d896b4e3426736249.jpg
GEO:37.000369;-122.0632371
X-APPLE-STRUCTURED-LOCATION;VALUE=URI;X-ADDRESS=Jack Baskin Engineering Baskin Engineering 1156 High Street Santa Cruz CA 95064;X-APPLE-RADIUS=500;X-TITLE=Baskin Engineering 1156 High Street:geo:-122.0632371,37.000369
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260527T180000
DTEND;TZID=America/Los_Angeles:20260527T190000
DTSTAMP:20260520T165450Z
CREATED:20260520T165450Z
LAST-MODIFIED:20260520T165450Z
UID:10014845-1779904800-1779908400@live-events-ucsc.pantheonsite.io
SUMMARY:Build better chips
DESCRIPTION:Verify faster. Build better chips.\nSemiconductor Design Info Session\nExplore the fast-paced world of semiconductor design and verification\, and how advanced tools—including AI—are transforming the industry. \nAt this info session\, instructor Mandar Munishwar\, a formal verification architect at the Intel Data Center and AI Division\, will discuss his SystemVerilog Assertions and Formal Verification course which prepares you to write assertions\, create verification test plans\, and use simulation and formal tools to catch design issues early and improve first-pass silicon success. \nDiscover how this hands-on\, lab-based course builds practical skills in SystemVerilog\, assertion-based verification\, and formal verification using industry-standard tools like VCS and VC Formal. You’ll better understand emerging trends such as AI-assisted assertion generation and debugging. \nSee how this course in the UCSC Silicon Valley Extension Semiconductor Design program can help advance your career in chip design and verification engineering. \nClaim your seat! \nYou might also be interested in: \n\nPhysical Design Flow From Netlist to GDSII | June 5\nPractical Design with Xilinx FPGAs | June 15\nSystem and Functional Verification Using UVM | June 18\nSystemVerilog Assertions and Formal Verification | June 22\nAdvanced Verification with SystemVerilog OOP Testbench | June 25\nComprehensive Signal and Power Integrity for High-Speed Digital Systems | June 25
URL:https://live-events-ucsc.pantheonsite.io/event/build-better-chips/
LOCATION:Silicon Valley Campus\, 3175 Bowers Avenue\, Santa Clara\, CA\, 95054\, United States
CATEGORIES:Lectures & Presentations,Meetings & Conferences,Training
ATTACH;FMTTYPE=image/png:https://live-events-ucsc.pantheonsite.io/wp-content/uploads/2026/03/SM-Cal-19.png
GEO:37.3796975;-121.9765484
X-APPLE-STRUCTURED-LOCATION;VALUE=URI;X-ADDRESS=Silicon Valley Campus 3175 Bowers Avenue Santa Clara CA 95054 United States;X-APPLE-RADIUS=500;X-TITLE=3175 Bowers Avenue:geo:-121.9765484,37.3796975
END:VEVENT
END:VCALENDAR